North East Systems Associates, Inc.

 

Publications

 

About NESA
Services
Seminars
News
Publications
Home
Site Map
Search
Useful Links
Contact Us

"Simplifying FutureBus Backplane Impedance Predictions and Simulating FutureBus Performance"

See also:
Surface Mount Backplane Connector...
Semiconductor Package Power...
Case Study of Cisco Package Redesign...
Case Study of Package Power...
DDR-II SDRAM Technology...
Infiniband Cable Equalizer...
Motorola WarpLink Reference Design...
OC-48/2.5 Gbps Design Rules...
The limits of FR-4...
SI & Validation of BLVDS...
Gigabit Interconnects...
Design of Gigabit Copper Fibre Channel...
GTL+ Backplane Termination...
GHz Differential Connector ...
Timing of SDRAM Design...
Transmission Line Skin Effects...
MCM Compute Node Thermal Failure...
QuickRing Backplane System
Bussed Clock Architectures for ATM...
->Simplifying FutureBus Backplane...
Infiniband and the limits...
SI Solutions for GTLP...
A Baker's Dozen...

 

Published in InterConnection Technology, October 1992

Mr. Michael A. Baxter, B.S.E.E.
Dr. Edward P. Sayre, P. E.

Abstract

The accurate prediction of backplane impedance values is an important step in the design, simulation and performance evaluation of backplanes for high performance digital systems. For example, specific knowledge of the impedance and propagation delay in FutureBus based designs for various conditions of loading of the backplane bus is critical to the prediction of timing relationships as well as the achievement of the "clean" incident wave switching required by FutureBus device designs. This paper provides the theoretical justification for the application of the backplane capacitive loading formulas in determining impedance and propagation delay and illustrates their use with a design case study. The results are correlated to the more exact mixed transmission line and discrete component SPICE simulated backplane model results and measurements. The paper closes with some innovative applications of the Scope54 automated measurement tool for quality control, parasitic capacitive characterization and on-screen comparisons of FutureBus backplane simulations and validations.

->This paper is available from NESA for $15.00 to cover management costs. We accept credit card payment for purchase of the papers. The requested paper will be emailed to you shortly after your order is received.

 

 

[About NESA] [Services] [Seminars] [News] [Publications]
[Home] [Site Map] [Search] [Useful Links] [Contact Us]

Copyright (C) 1998 - 2013 North East Systems Associates Inc.
For warranty, copyright & license information see the Legal Notices